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Abstract
We consider the wiring or layer assignment problem for edge-disjoint layouts. The wiring problem is well
understood for the case that the underlying layout graph is a square grid (Lipski Jr. and Preparata, 1987). In this
paper, we introduce a more general approach to this problem. For an edge-disjoint layout in the plane, respectively
in an arbitrary planar layout graph, we give equivalent conditions for k-layer wirability. Based on these conditions,
we obtain linear-time algorithms to wire every layout in a tri-hexagonal grid or a tri-square-hexagonal grid,
respectively, using at most five layers. Ó 1999 Elsevier Science B.V. All rights reserved.
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1. Introduction
The wiring problem consists in converting a two-dimensional edge-disjoint layout into a three-
dimensional vertex-disjoint layout. Wiring edge-disjoint layouts is a fundamental and classical problem
in VLSI-design. Typically, the general layout problem in VLSI-design consists of two phases, the
placement and the routing. Often, the routing phase is again divided into two steps. First, a two-
dimensional layout is constructed satisfying certain conditions induced by the underlying layout model.
This layout describes the course of the wires connecting the corresponding terminals. In the second step,
the wiring step or layer assignment step, the edges of the wires are assigned to different layers to avoid
physical contacts between different wires. The layout can be viewed as a projection of this final three-
dimensional wiring into the plane. In connection with graph drawing, the wiring problem is of interest
as well. There, an edge-disjoint embedding of a graph is given. The problem consists in a visualization
of the graph by a three-dimensional vertex-disjoint embedding whose projection into the plane is again
the edge-disjoint embedding of the graph.
Consider an edge-disjoint layout in the plane, respectively in a planar graph (called layout graph).
Such a layout may be an edge-disjoint realization of nets, i.e., of prescribed sets of vertices (terminals),
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or an edge-disjoint embedding of a graph. More precisely, an edge-disjoint realization of nets consists in
pairwise edge-disjoint Steiner trees (wires) connecting the terminals of the nets. On the other hand, an
edge-disjoint embedding of a graph is a mapping of the vertices of that graph into the plane, respectively
onto vertices of a planar layout graph, and of the edges of the graph to pairwise edge-disjoint paths. The
construction of edge-disjoint layouts is a fundamental problem. For an overview we refer to [3,9,12].
Then the wiring problem can be described as follows. There is a number of graphs isomorphic to the
layout respectively the layout graph, called layers. Each path or Steiner tree of the layout is realized by
a sequence of subpaths in different layers such that two different wires are vertex-disjoint. A vertical
connection between layers, a so-called via, is used at each layer change. The main optimization goal is
to minimize the number of layers.
Several results have been obtained for the wiring problem for edge-disjoint layouts in regular grids,
especially square grids [1,2,4–8,10,13,15–17]. Most of these results are based on a combinatorial
framework introduced in [8] which applies to edge-disjoint layouts in square grids. Moreover, only
layouts where terminals are placed on the boundary of the layout graph are considered. A technique
using two-colorable maps is developed. The basic idea is, that any correct wiring of a layout in a fixed
number of layers induces a partition of the layout area into two types of regions, the V-region and the
H-region. In a V-region, vertical wire edges lie above horizontal ones, and in an H-region vice-versa.
Based on this observation, necessary and sufficient conditions on the induced two-colorable map for the
wirability in a fixed number of layers can be given. These conditions consist in “forbidden patterns”,
i.e., patterns not allowed to occur on the partition line between the two regions. For two layers these
conditions are easy to test. On the other hand, it is NP-complete to decide if a layout is three-layer
wirable [7]. Every layout is wirable in four layers, and such a wiring can be constructed in time linear
in the size of the layout [1,15]. The approach described in [16] is somewhat different. It is also based on
the idea that any wiring defines a relative order between any two wires that pass through a grid point.
However, the induced two-colorable map is not considered explicitly. The algorithm presented for wiring
a given layout uses at most four layers, and produces a two-layer wiring if such a wiring exists. In [15],
the concept of two-colorable maps is also applied to layouts in octo-square grids. However, no guarantee
for the number of layers required for the wiring is given. If the layout graph is a tri-hexagonal grid, every
edge-disjoint layout is wirable in five layers [14].
Nothing is known so far about the wiring problem for layouts in the plane, respectively in general
planar layout graphs with arbitrary terminal positions. In this paper, we develop a general approach to
this problem. It leads to necessary and sufficient conditions for k-layer wirability of edge-disjoint layouts,
where at most two different wires meet in a vertex. These conditions generalize the framework given in
[8]. Again, two-layer wirability is easy to test. And of course, since deciding three-layer wirability for
grid-based layouts is NP-complete, the problem is NP-complete for layouts in planar layout graphs
as well. For layouts in special planar layout graphs, guarantees are given for the number of layers
required for the wiring. We prove that every layout in a tri-hexagonal grid is wirable in at most five
layers. Moreover, every layout in a tri-square-hexagonal grid is wirable in at most five layers as well.
In both cases, such a wiring can be constructed in time linear in the size of the layout. Observe that our
approach for layouts in tri-hexagonal grids is different from the approach given in [14].
The wiring theory presented here is restricted to layouts where at most four wire edges are incident
to the same vertex. But it is extendable to the case that more than four wire edges belonging to at most
two different wires are incident to the same vertex. The case that more than two different wires meet at a
vertex seems to be much more involved.
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The paper is organized as follows. In Section 2, we introduce the necessary definitions and notations.
The general approach to wiring edge-disjoint layouts is developed in Section 3. Finally, in Section 4 we
present linear-time algorithms for wiring layouts in tri-hexagonal and tri-square-hexagonal grids using at
most five layers.
2. Preliminaries
We consider an edge-disjoint layout in the plane or in a planar layout graph. Such a layout in the plane
consists of vertices, called terminals, in the plane and pairwise edge-disjoint Steiner trees connecting
specified sets of terminals, called wires. A special case of an edge-disjoint layout is an edge-disjoint
embedding of a graph, i.e., a mapping of the vertices of that graph into the plane and a realization of its
edges by pairwise edge-disjoint paths. Similarly, for an edge-disjoint layout in a planar graph consider
an undirected graph G, the layout graph, with a fixed embedding in the plane. Then the layout consists
of terminals placed on vertices of G and pairwise edge-disjoint Steiner trees connecting specified sets of
terminals, respectively pairwise edge-disjoint paths realizing edges of the embedded graph. A layout in
the plane, respectively the vertices and edges of the layout graph G occupied by a layout, induce a planar
embedded graph. In the following, we identify a layout L with this induced graph.
A conducting layer, or simply layer is a graph isomorphic to the layout L. Conducting layers
L0, . . . ,Lk−1 are assumed to be stacked on top of each other, with L0 on the bottom and Lk−1 on the
top. A contact between two layers, called a via, can be placed only at a vertex of a layer.
A correct layer assignment or wiring W(L) of a given layout L is a mapping of each edge of L to a
layer such that:
1. No two different wires share a vertex on the same layer.
2. If adjacent edges of a wire are assigned to different layers, a via is established between these layers at
their common vertex.
3. If a via connects Lh and Lj (h < j), then layers Li , h < i < j , are not used at that vertex by any other
wire.
Note that a correct wiring can be interpreted as a three-dimensional configuration of vertex-disjoint
wires. In the following, we restrict to layouts where at most two different Steiner trees meet at the same
vertex. The case that more than two different wires meet at a vertex seems to be much more involved. The
wiring theory presented here is formulated only for layouts where at most four wire edges are incident to
the same vertex. But it is extendable to the case that more than four wire edges belonging to at most two
different wires are incident to the same vertex.
To determine a correct wiring of a layout L, only those vertices where two different wires meet are
of relevance. In the following, we call these vertices non-trivial vertices of the layout. In Fig. 1, all
possibilities of non-trivial vertices where at most four wire edges meet are shown.
Definition 2.1. The subgraph of L induced by all non-trivial vertices is called the core of L, denoted by
core(L).
The following lemma shows that we can restrict to the core of a layout L. In [8], the lemma is proved
for layouts in grids, where different wires may cross or both bend at the same vertex, but do not meet at
terminals. However, the proof given there applies to the more general layouts considered here as well.
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Fig. 1. The different possibilities of non-trivial vertices. Each of the two wires may end at a terminal in that vertex.
Possibility (c) occurs when one wire ends at a terminal, and (d) occurs when both wires end at a terminal in that
vertex.
Lemma 2.2 [8]. A layout L is wirable in k layers if and only if each connected component of core(L) is.
Proof. In order to prove the non-trivial part of the lemma, consider a k-layer wiring W of the core
core(L). All edges of L that do not belong to core(L) are assigned to an arbitrary layer, say L0. If
necessary, a via is established on a trivial vertex connecting the wires incident to that vertex. 2
The concept of k-layer wirability developed in the following sections uses the characterization of two-
layer wirable layouts. The two-layer wirability of both, grid based and non-grid based layouts, is well
understood in context with via minimization for two-layer wirable layouts. So, the concept of conflict
graphs respectively Lemma 2.3 is well known (see, for example, [11]), however, expressed differently
there.
Obviously, in a two-layer wirable layout two wire edges that are incident to the same vertex but belong
to different wires must be assigned to different layers. The conflict graph corresponding to core(L),
denoted core(L)c = (V c,Ec), is defined as follows. For each edge in core(L) there is a vertex in V c, and
two vertices are joined by an edge in Ec if and only if the two corresponding edges are incident to the
same vertex and belong to different wires. Then a two-layer wiring of core(L) is equivalent to a correct
two-coloring of the vertices of V c, i.e., a two-coloring where vertices of V c incident to the same edge
have different colors. It is well known that a graph is two-colorable if and only if all cycles have even
length.
Lemma 2.3. A layout L is two-layer wirable if and only if all cycles in the conflict graph core(L)c
corresponding to core(L) have even length.
3. A characterization of k-layer wirability
In this section, we develop a complete characterization of k-layer wirability for planar layouts. First,
we observe that we can restrict to the 2-edge-connected components of a layout core.
Lemma 3.1. A layout L is wirable in k layers, if and only if each 2-edge-connected component of
core(L) is wirable in k layers.
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Fig. 2. Diagonal edges corresponding to a pair of neighbored edges of core(L) that belong to the same wire.
Proof. In order to prove the non-trivial part of the lemma, consider a decomposition of core(L) into its
2-edge-connected components. These 2-edge-connected components can be ordered topologically. Let
W be a k-layer wiring of the 2-edge-connected components, and P be a wire going through different
components. Then there is an edge {u, v} on P such that u and v belong to different components, say
C(u) and C(v). Assume without loss of generality that C(u) is before C(v) in the topological ordering.
Now, a correct k-layer wiring W ∗ of the subgraph of core(L) induced by {u, v}, C(u) and C(v) is
constructed as follows. In case the wiring of C(u) and C(v) are consistent, i.e., P is wired both times
above (respectively below) the wire it meets in u and in v, the wiring of C(v) and C(u) remains fixed,
{u, v} is wired in the same layer as P in u, and an appropriate via is placed on v. Otherwise, only the
wiring of C(u) remains fixed and the wiring of C(v) is flipped. That is, if an edge of C(v) belongs to layer
Li , 06 i 6 k− 1, in W , then this edge is assigned to layer Lk−i in W ∗. Then again, {u, v} is wired in the
same layer as P in u, and an appropriate via is placed on v. Finally, a sequence of flippings according to
an arbitrary linear extension of the topological ordering of the 2-edge-connected components of core(L)
induces a correct wiring of L in k layers. 2
In the following, we assume that core(L) is 2-edge-connected. The dual graph of a planar graph with
respect to a fixed combinatorial embedding is usually defined as follows. For each face of the graph there
is a dual vertex, and there is an edge connecting two dual vertices if and only if their faces are incident
with a common primal edge. Let core(L)d be the subgraph of the dual graph of L corresponding to
core(L) together with all edges incident to one non-trivial vertex. That is, core(L)d is the graph induced
by all edges dual to edges incident to at least one non-trivial vertex. Since core(L) is 2-edge-connected,
core(L)d contains no loops. The edges of core(L)d that are dual to edges incident to a trivial vertex are
called the boundary edges of core(L)d, or just the boundary of core(L)d. Vertices of core(L)d incident to
boundary edges are called boundary vertices, all other vertices of core(L)d are called inner vertices. See
Fig. 3. Obviously, a vertex is an inner vertex if and only if it is dual to a face of core(L).
We first give a characterization of two-layer wirable layouts different from that given in Section 2.
This characterization is of fundamental importance for what follows. It is based on the dual of the layout
core. Let us call two edges of a planar graph that are incident to the same vertex and have a common
face neighbored. For a layout L, we define diagonal edges connecting certain vertices of core(L) with
vertices of core(L)d. Precisely, for every pair of neighbored edges of core(L) that belong to the same
wire and whose common vertex is non-trivial, a diagonal edge is introduced connecting that common
non-trivial vertex and the vertex of core(L)d corresponding to the common face. See Figs. 2 and 3. For
a vertex v ∈ core(L)d, denote diag(v) the number of diagonals incident to v. Then the extended degree
of v, exdeg(v), is the sum of the degree of v (denoted deg(v)), and the number of diagonal edges incident
to v, i.e., exdeg(v) := deg(v)+ diag(v). Now, deg(v) is equal to the number of edges on the face Fv dual
to v, which is again equal to the number of vertices on Fv . Thus, exdeg(v)= |Fv| + diag(v). A vertex
v ∈ core(L)d is called even, if exdeg(v) is an even number, otherwise v is called odd.
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Fig. 3. Part of a layout core (bold), its dual and its diagonals (thin); the dashed edges are the boundary edges of the
dual; inner vertices of the dual are black.
Fig. 4. (a) The layout L from Fig. 3. Edge e forms a legal removal set (thin). (b) A two-layer wiring of L− {e}.
It is known that a layout is two-layer wirable without a via if and only if all faces have even length. See,
for example, [11]. The following lemma gives an equivalent characterization based on the dual graph.
The proof is given here for completeness.
Lemma 3.2. A layout L is two-layer wirable if and only if the following statements hold.
1. For each inner vertex of core(L)d the extended degree is even.
2. For each connected component of the boundary of core(L)d the sum of the extended degrees of the
boundary vertices minus the number of boundary edges is even.
Proof. In a two-layer wiring, two neighbored edges incident to a common non-trivial vertex are assigned
to different layers, if and only if they belong to different wires. Thus, core(L) is two-layer wirable, if and
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only if for every face of core(L) the number of vertices on that face that are incident to neighbored edges
belonging to different wires is even.
First, consider an inner vertex v of core(L)d dual to face Fv of core(L). Let m(v) denote the number
of vertices on Fv that are incident to neighbored edges on Fv belonging to different wires. Since an inner
vertex v ∈ core(L)d is dual to a face Fv containing only non-trivial vertices, Fv is two-layer wirable,
if and only if m(v) is even. Thus, Fv is two-layer wirable, if and only if exdeg(v)= |Fv| + diag(v)=
m(v)+ 2diag(v) is even.
Now, consider a connected component B of the boundary of core(L)d. Let exdeg(B) denote the sum
of the extended degrees of the boundary vertices of B , and |B| the number of boundary edges on B . For
a boundary vertex v, let degcore(L)(v) denote the number of incident edges dual to edges of core(L), and
degB(v) the number of incident edges on the boundary B . Then we have
exdeg(v)= deg(v)+ diag(v)= degcore(L)(v)+ degB(v)+ diag(v).
The edges of core(L) dual to edges incident to vertices on B form a cycle in core(L). Letm(B) denote
the number of vertices on that cycle that are incident to neighbored edges belonging to different wires.
Then this cycle is two-layer wirable, if and only if m(B) is even. We have
exdeg(B)− |B| =∑
v∈B
exdeg(v)− |B|
=∑
v∈B
deg(v)+∑
v∈B
diag(v)− |B|
=∑
v∈B
degcore(L)(v)+
∑
v∈B
degB(v)+
∑
v∈B
diag(v)− |B|.
Now,∑
v∈B
degcore(L)(v)=m(B)+
∑
v∈B
diag(v)+ |B|,
and thus
exdeg(B)− |B| =m(B)+ 2∑
v∈B
diag(v)+∑
v∈B
degB(v)+ |B| − |B|
=m(B)+ 2∑
v∈B
diag(v)+∑
v∈B
degB(v).
Since every edge on B is counted twice,
∑
v∈B degB(v) must be even. Thus, m(B) is even if and only
if exdeg(B)− |B| is even. 2
The general wiring theory developed now relies on the construction of an appropriate set of wire edges
whose removal leaves a two-layer wirable layout. The declaration what “appropriate” means is our goal
now. More precisely, for a k-layer wirable layout we give an equivalent characterization of a set of wire
edges whose removal leaves a two-layer wirable layout. This characterization of a set of wire edges
consists in giving forbidden patterns for the dual edges.
Definition 3.3. Consider a subset R of wire edges of core(L). R is called a removal set of core(L), if
its removal leaves a two-layer wirable layout. The elements of R are also called removal edges. Let Rd
denote the set of edges dual to edges of R. A removal set R is called legal if Rd contains no cycle and no
path connecting two vertices of the same connected component of the boundary of core(L)d.
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Fig. 5. The type classification of u and v with respect to {u,v}. The solid black edges are in the top layer and the
dashed edges in bottom layer.
Consider a legal removal set R of core(L). In the following, let core(L)−R denote the graph induced
by the set of edges of core(L) that are not in R. If core(L) is 2-edge-connected, core(L)−R is connected.
Thus it has a two-layer wiring that is unique up to the choice of the layers. Such a two-layer wiring, say
in layer bottom and layer top, induces a type classification of vertices u and v with respect to {u, v} for
every edge {u, v} ∈R. That is, we define type{u,v}(v) as follows (see Fig. 5).
type{u,v}(v) :=

1, if {u, v} is incident in v to a wire edge of the same wire in the top layer, or
of a different wire in the bottom layer,
2, otherwise.
Obviously, this classification is well defined. Observe that for a vertex v incident to edges
{u, v}, {w,v} ∈ R that belong to different wires, type{u,v}(v) 6= type{w,v}(v). Then Lemma 3.2 implies
the following corollary.
Corollary 3.4. For a legal removal set R, the edges of Rd form paths connecting odd vertices of
core(L)d, respectively an odd vertex to a boundary vertex of core(L)d.
Since R is legal, these paths form trees whose leaves are odd, respectively lie on the boundary. Note
that two different paths containing a vertex of the same boundary component are considered to belong to
the same tree.
Lemma 3.5. Let R be a legal removal set of core(L). For a type classification induced by a two-layer
wiring of core(L)−R, type{u,v}(v) 6= type{u,v}(u) for every edge {u, v} ∈R.
Proof. A tree T of edges of Rd induces a cycle of wire edges not in R, i.e., the cycle of edges of core(L)
around T . More precisely, every inner vertex of core(L) belonging to T corresponds to its dual cycle
in core(L), and every boundary vertex of core(L) belonging to T corresponds to the cycle in core(L)
around the corresponding boundary component. Then the union of these cycles minus the edges of R
form the cycle induced by T . See Fig. 6.
In a two-layer wiring of core(L) − R, such a cycle must contain an even number of layer changes.
Now, consider an edge {u, v} ∈ R dual to an edge of T . Assume type{u,v}(v)= type{u,v}(u). Then for all
edges {x, y} ∈ R dual to an edge of T , we have type{x,y}(x) = type{x,y}(y). However, for an edge of R
dual to an edge that is incident to a leaf of T , the type of its two end-vertices must be different with
respect to that edge. This is a contradiction. See Fig. 7. 2
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Fig. 6. (a) Part of a layout (thin), the dual of a legal removal set Rd (bold), the dual edges not belonging to Rd and
the diagonal edges (dashed). Observe that Rd forms trees. (b) The cycles in R induced by these trees.
Fig. 7. The set of arcs ER (bold) induced by a two-layer wiring (thin; dashed, respectively not dashed) that
corresponds to Rd in Fig. 6.
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Fig. 8. Removal sets that do not induce 3-layer wirability and the corresponding forbidden patterns. The edges ofRd
are bold. A pattern corresponding to neighboring edges is shown in (a), i.e., dual edges corresponding to a directed
path of length two consisting of arcs of two crossing wires are denoted by a 90◦ angle. A pattern corresponding to
two subsequent parallel edges, i.e., dual edges corresponding to a directed path of length two consisting of arcs of
two wires meeting at a knock-knee are shown in (b). Such a pattern consists of a pair of edges of the same face that
are not neighboring and both incident to some diagonal ending at the same vertex together with that diagonal. It is
denoted by a “Z”.
Lemma 3.5 guarantees that we can define an orientation on the edges of R.
Definition 3.6. An edge {u, v} ∈ R is oriented from u to v, if and only if type{u,v}(u) = 1 and
type{u,v}(v)= 2. Let ER denote the set of directed arcs induced by R and this orientation.
Obviously, two adjacent arcs of ER belonging to the same wire do not form a directed path. So, two
subsequent edges on a directed path in ER must belong to different wires. The length of a directed path
is defined to be the number of edges on that path. Now we are ready to prove the main theorem of this
section.
Theorem 3.7. A layout L is wirable in k layers, if and only if there exists a legal removal set R such that
the length of any directed path in ER is at most k − 2.
Proof. “⇒”. Consider a wiring of core(L) in layer Li , 06 i 6 k − 1. Let R be the set of all wire edges
wired in layer Li , 1 6 i 6 k − 2, and ER the corresponding directed arcs. For a directed path in ER, two
subsequent arcs (u, v) and (v,w) belong to different wires and thus must be wired in different layers.
Because of the orientation, the layer of (u, v)must be below the layer of (v,w). Consequently, the length
of any directed path in ER is at most k − 2.
“⇐”. Assume there exists a legal removal set R such that the length of every directed path in ER is
at most k − 2. For an edge (u, v) ∈ ER denote lmax(u, v) the maximum length of a directed path in ER
terminating with (u, v). A wiring of core(L) in k layers Li , 06 i 6 k− 1, is constructed as follows.
layer(u, v)=
{
L0, respectively Lk−1, if (u, v) /∈ ER;
Li,16 i 6 k − 2, if (u, v) ∈ ER and lmax(u, v)= i.
The assignment of (u, v) to L0, respectively Lk−1, is according to a fixed two-layer wiring of
core(L)−R. 2
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Fig. 9. Examples of forbidden patterns for 4-layer wirability. Such patterns are each a combination of two forbidden
patterns for 3-layer wirability.
Fig. 10. (a) All possible combinations of three forbidden patterns for 3-layer wirability. Each such combination
leads to forbidden patterns for 5-layer wirability. (b) Examples of forbidden patterns for 5-layer wirability.
Remark. The proof of Theorem 3.7 induces an algorithm to construct a k-layer wiring from a legal
removal set R, where the length of any directed path in ER is at most k − 2. This algorithm can be easily
implemented to run in time linear in the size of the layout.
A characterization of k-layer wirability for k > 2 in terms of forbidden patterns in the dual Rd of a
legal removal set R is now easily derived from Theorem 3.7. Let us call two edges belonging to the same
face that are not neighbored parallel edges.
Lemma 3.8. A layout L is wirable in three layers, if and only if there exists a legal removal set R, such
that Rd contains none of the patterns shown in Fig. 8.
Proof. core(L) is wirable in three layers if and only if there exists a legal removal set R such that ER
contains no directed path of length two. For a directed path in ER, two subsequent edges must belong to
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different wires. These two edges meet at a non-trivial vertex, say v. In case the two corresponding dual
edges in Rd are neighboring, they form a pattern of type (a) shown in Fig. 8. Otherwise, they form a
pattern of type (b) shown in Fig. 8. More precisely, the two corresponding dual edges in Rd are parallel,
i.e., belong to the same face but are not neighbored, and both are incident to some diagonal ending
at v. 2
Lemma 3.8 can be easily extended in order to give forbidden patterns for wirability in k > 4 layers.
From the patterns shown in Fig. 8 we just have to generate patterns dual to directed paths of length k− 1.
Forbidden patterns for wirability in four layers are all possible combinations of two forbidden patterns
for wirability in three layers, where two patterns are combined by identifying two edges. See Fig. 9 for
some examples. Accordingly, forbidden patterns for wirability in five layers are all possible combinations
of three forbidden patterns for wirability in three layers (see Fig. 10).
4. Algorithms
In this section, we prove that every layout in a tri-hexagonal grid and every layout in a tri-square-
hexagonal grid is wirable in five layers. We present algorithms that construct a removal set for such a
layout satisfying Theorem 3.7 for k = 5. That is, the dual Rd corresponding to the constructed removal
set R contains none of the patterns illustrated in Fig. 10.
In [14] an algorithm for wiring a layout in a tri-hexagonal grid in at most five layers is already given.
However, our approach is different. It can be considered as a general procedure for wiring based on
forbidden patterns.
4.1. Layouts in tri-hexagonal grid graphs
A tri-hexagonal grid graph is a grid whose grid lines are of three different directions, the horizontal
direction and two diagonal directions. In every grid point, lines of two different directions meet, either
one horizontal and one diagonal line, or two diagonal lines. Consequently, every vertex has degree four.
The faces of the dual of a tri-hexagonal grid graph are all squares. See Fig. 11(a) for a tri-hexagonal grid
and its dual.
The algorithm to construct a legal removal set R for a layout L in a tri-hexagonal grid works as follows.
First, all vertices of the layout are considered to be non-trivial. Then obviously, 5-layer wirability of this
layout induces 5-layer wirability of the original layout. The dual of the layout is scanned “row-wise” from
bottom to top, and from left to right. For every vertex of the dual of the layout, its extended degree and its
vertex class is considered. That is, the vertex set of the grid dual to a tri-hexagonal grid is partitioned into
three different classes: vertices of degree six (class 1), vertices of degree three incident to an up-going
vertical edge and two diagonal edges (class 2), and vertices of degree three incident to a down-going
vertical edge and two diagonal edges (class 3). See Fig. 12. Now alternatively, in every second row
only vertices of class 1 and class 2 are visited, respectively only vertices of class 3. Depending on the
extended degree and the class of the visited vertex, an incident edge is added to Rd in such a way,
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Fig. 11. (a) A tri-hexagonal grid graph (dashed) and its dual graph (bold). (b) Dual edges that might be added to Rd
by the algorithm (bold).
that exdeg(v) is even for all vertices v from Ld − Rd, and Rd contains no forbidden pattern for 5-layer
wirability.
Algorithm 4.1. Tri-hexa
Input: The dual Ld of a layout L in a tri-hexagonal grid.
Output: A subset Rd of Ld such that exdeg(v) is even for all vertices v from Ld −Rd and Rd contains
no forbidden pattern for 5-layer wirability.
begin
Rd := ∅
for all rows from bottom to top do
for all vertices v of one row from left to right do
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Fig. 12. The three different classes of vertices in the grid dual to a tri-hexagonal grid.
if exdeg(v) is odd in Ld and v
belongs to class 2, then Rd :=
{
Rd + eright if right successor is odd
Rd + eup otherwise
belongs to class 1, then Rd :=Rd + eup
belongs to class 3, then Rd :=Rd + eright
Ld := Ld −Rd
end
Theorem 4.2. For a layout L in a tri-hexagonal grid, Algorithm 4.1 constructs a subset Rd of Ld such
that exdeg(v) is even for all vertices v from Ld − Rd and Rd contains no forbidden pattern for 5-layer
wirability. The running time is linear in the size of the layout.
Proof. Obviously, exdeg(v) is even for all vertices v from Ld − Rd. Algorithm 4.1 considers only
those edges of Ld shown in Fig. 11(b). In the dual of a tri-hexagonal grid there exist parallel edges of
three different directions, parallel edges of vertical direction and parallel edges of two different diagonal
directions. It is easy to see that Algorithm 4.1 maintains the following invariants.
I1. In Rd there are at most two subsequent parallel edges of vertical direction.
I2. In Rd there are no two subsequent parallel edges of diagonal direction.
I3. The maximum number of neighbored edges δneighbored(v) in Rd incident to a vertex v is
δneighbored(v) :=

3, if v is in class 1;
1, if v is in class 2;
2, if v is in class 3.
I4. If for a vertex of class 1, edge eup ∈Rd, then its neighbored edges are not in Rd.
A necessary condition for a pattern of type (1) shown in Fig. 10(a) are four subsequent parallel edges
in Rd. Similarly, a necessary condition for a pattern of type (2) are three subsequent parallel edges in Rd.
This is impossible because of invariants I1 and I2.
A pattern of type (3) is impossible as well, since it must contain two subsequent parallel edges in
diagonal direction. This is again a contradiction to I2.
A necessary condition for a pattern of type (4), respectively (5), are two subsequent parallel edges,
which must be in vertical direction because of I2. But there is no edge in Rd neighbored to one of these
vertical edges because of I3, respectively I4.
There are three possible configurations for a pattern of type (6). The configuration that all edges are
incident to the same vertex is impossible because of I3. Three incident neighbored edges are only possible
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at a vertex of class 1. Then the two outer edges are both also incident to a vertex of class 2. But, because
of I3 the fourth edge required to build a configuration of type (6) cannot exist. Thirdly, in Rd there occurs
no sequence of four edges, where two subsequent edges are neighbored. Since, the longest sequence
of edges, where two subsequent edges are neighbored, consists of three edges beginning at a vertex of
class 2 and ending at a vertex of class 1.
Obviously, Algorithm 4.1 can be implemented to run in time linear in the size of the layout. 2
From a legal removal set determined by Algorithm 4.1, a 5-layer wiring of a layout in a tri-hexagonal
grid can be constructed in linear time as well, according to Theorem 3.7.
4.2. Layouts in tri-square-hexagonal grid graphs
A tri-square-hexagonal grid graph is the dual graph of the union of two grids, a hexagonal grid and
the dual of a hexagonal grid. The faces are triangles, squares and hexagons. It contains only vertices of
degree four and the faces of its dual are squares. See Fig. 13 for a tri-square-hexagonal grid and its dual.
The algorithm to construct a legal removal set R for a layout L in a tri-square-hexagonal grid again
scans the dual of the layout “row-wise” from bottom to top and from left to right. The vertices of the
grid dual to a tri-square-hexagonal grid are partitioned into six different classes: vertices of degree six
(class 1), three different classes of vertices of degree four (class 2, 3 and 4), and two different classes of
vertices of degree three (class 5 and 6). See Fig. 14.
Alternatingly, in every second row only vertices of class 1 and class 2 are visited, or only vertices of
class 3, 4, 5 and 6. Depending on the extended degree and the class of the visited vertex, an edge is added
to Rd in such a way that exdeg(v) is even for all vertices v from Ld −Rd, and Rd contains no forbidden
pattern for 5-layer wirability.
Fig. 13. (a) A tri-square-hexagonal grid graph (dashed) and its dual graph (bold). (b) Dual edges that might be
added to Rd by the algorithm (bold).
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Fig. 14. The six different classes of vertices in the grid dual to a tri-square-hexagonal grid.
Algorithm 4.3. Tri-square-hexa
Input: The dual Ld of a layout L in a tri-square-hexagonal grid.
Output: A subset Rd of Ld such that exdeg(v) is even for all vertices v from Ld −Rd, and Rd contains
no forbidden pattern for 5-layer wirability.
begin
Rd := ∅
for all rows from bottom to top do
for all vertices v of one row from left to right do
if exdeg(v) is odd in Ld and v
belongs to class 1, then Rd :=
{
Rd + eright if right successor is odd
Rd + eright-up otherwise
belongs to class 2, then Rd :=Rd + eup
belongs to class 3, then Rd :=Rd + eright-up
belongs to class 4, then Rd :=Rd + eright-up
belongs to class 5, then Rd :=Rd + eright
belongs to class 6, then Rd :=
{
Rd + eright if right successor is odd
Rd + eup otherwise
Ld := Ld −Rd
end
Theorem 4.4. For a layout L in a tri-square-hexagonal grid Algorithm 4.3 constructs a subset Rd of Ld
such that exdeg(v) is even for all vertices v from Ld − Rd, and Rd contains no forbidden patterns for
5-layer wirability. The running time is linear in the size of the layout.
Proof. Again, for all vertices v in Ld−Rd, exdeg(v) is even. Algorithm 4.3 considers only those edges of
Ld shown in Fig. 13(b). Observe that the parallel edges in Ld are arranged around a hexagon (see Fig. 15).
Every sequence of four subsequent parallel edges in Rd contains a vertical and a horizontal edge. An edge
parallel to a horizontal edge is of diagonal direction and lies either above or below the horizontal edge.
Then Algorithm 4.3 maintains the following invariants.
I1. In Rd there is no edge parallel to a vertical edge.
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Fig. 15. Edges of Ld arranged around a hexagon.
I2. In Rd there is no edge that is parallel to a horizontal edge and above that horizontal edge.
I3. There are at most three subsequent parallel edges. Such a set of three parallel edges consists of a
horizontal edge and two diagonal edges lying below the horizontal edge.
I4. The maximum number of neighbored edges δneighbored(v) in Rd incident to a vertex v is
δneighbored(v) :=
{
1, if v is in class 1 or 4;
2, if v is in class 2, 3, 5 or 6.
I5. The longest sequence of edges, where every two subsequent edges are neighbored consists of two
edges.
A necessary condition for a pattern of type (1) shown in Fig. 10(a) are four parallel edges in Rd.
This is impossible because of invariants I1–I3. A necessary condition for a pattern of type (2) shown in
Fig. 10(a) is a sequence of three parallel edges in Rd. These must lie according to I3. The lowermost of
these is a diagonal edge and the uppermost is a horizontal edge, but then none of these edges will have a
neighbored edge.
A necessary condition for a pattern of type (3) are two neighbored edges that both belong to a pair of
parallel edges. This is impossible because of I1–I3.
A necessary condition for a pattern of type (4) are two parallel edges. These must lie according to I3.
However, not for both parallel edges there is a neighbored edge in Rd. Similarly, a necessary condition
for a pattern of type (5) are two parallel edges which again lie according to I3. Because of I4, however,
none of these parallel edges belongs to a set of three neighbored edges in Rd.
There are three possible configurations for a pattern of type (6). The configuration where all edges are
incident to the same vertex is impossible because of I4. Three incident neighbored edges are impossible
as well because of I4. Thirdly, in Rd there occurs no sequence of four edges, where two subsequent edges
are neighbored because of I5.
Obviously, Algorithm 4.3 can be implemented to run in time linear in the size of the layout. 2
From a legal removal set determined by Algorithm 4.3, a 5-layer wiring of a layout in a tri-square-
hexagonal grid can be constructed in linear time as well, according to Theorem 3.7.
5. Concluding remarks
We presented a general approach to the problem of wiring edge-disjoint layouts. Equivalent conditions
for the k-layer wirability of an edge-disjoint layout, where at most two wires meet in a vertex, are given.
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Based on these conditions, we obtain linear-time algorithms to wire every layout in a tri-hexagonal grid
and every layout in a tri-square-hexagonal grid using at most five layers. Our approach generalizes the
framework introduced in [8]. There, equivalent conditions for the k-layer wirability of an edge-disjoint
layout in a square grid are given. These conditions are based on a legal partition of the layout grid into a
two-colorable map. A legal partition is characterized by “forbidden patterns” for the partition lines. The
two color regions of the partition correspond to regions where horizontal edges are wired above vertical
edges, respectively to regions where vertical edges are wired above horizontal edges. This framework
is not applicable to more general grids or planar layout graphs, since there we can have layout edges
of more than two different directions. The equivalent conditions for k-layer wirability developed in this
paper are based on the characterization of legal removal sets. This leads to “forbidden pattern” as well,
which are quite similar to the forbidden patterns given in [8]. Thus, our approach delivers a more general
interpretation of the framework presented there.
Acknowledgements
We thank Majid Sarrafzadeh for drawing our attention to the layer assignment problem for general
planar layouts. Moreover, we like to acknowledge one of the anonymous referees for valuable comments
that helped to improve the presentation especially of Section 3.
References
[1] M. Brady, D. Brown., VLSI routing: Four layers suffice, in: F. Preparata (Ed.), VLSI Theory, Advances in
Computer Research, Vol. 2, JAI Press Inc., 1984, pp. 245–257.
[2] M. Brady, M. Sarrafzadeh, Stretching a knock-knee layout for multilayer wiring, IEEE Trans. Comput. 39
(1990) 148–152.
[3] G. Di Battista, P. Eades, R. Tamassia, I.G. Tollis, Algorithms for drawing graphs: an annotated bibliography,
Computational Geometry 4 (1994) 235–282.
[4] T.F. Gonzales, S. Zheng, Simple three-layer channel routing algorithms, in: J.H. Reif (Ed.), Proceedings
Aegean Workshop on Computing, Lecture Notes in Computer Science, Vol. 319, Springer-Verlag, 1988,
pp. 237–246.
[5] M. Kaufmann, P. Molitor, Minimal stretching of a layout to ensure 2-layer wirability, Integration, The VLSI
Journal 12 (1991) 339–352.
[6] R. Kuchem, D. Wagner, F. Wagner, Optimizing area for three-layer channel routing, Algorithmica 15 (1996)
495–519.
[7] W. Lipski, Jr., On the structure of three-layer wirable layouts, in: F. Preparata (Ed.), VLSI Theory, Advances
in Computer Research, Vol. 2, JAI Press Inc., 1984, pp. 231–243.
[8] W. Lipski, Jr., F.P. Preparata, A unified approach to layout wirability, Math. Systems Theory 19 (1987) 189–
203.
[9] R.H. Möhring, D. Wagner, F. Wagner, VLSI network design: A survey, in: M. Ball, T. Magnanti, C. Monma,
G. Nemhauser (Eds.), Handbooks in Operations Research/Management Science, Volume on Networks, North-
Holland, 1995, pp. 625–712.
[10] P. Molitor, A survey on wiring, J. Inform. Process. Cybernet. EIK 27 (1991) 3–19.
[11] P. Molitor, A hierarchy preserving hierarchical bottom-up 2-layer wiring algorithm with respect to via
minimization, Integration, The VLSI Journal 15 (1994) 73–95.
R. Kuchem, D. Wagner / Computational Geometry 14 (1999) 255–273 273
[12] H. Ripphausen-Lipa, D. Wagner, K. Weihe, Efficient algorithms for disjoint paths in planar graphs, in:
W. Cook, L. Lovász, P. Seymour (Eds.), DIMAC, Center for Discrete Mathematics and Computer Science,
Vol. 20, Springer-Verlag, Berlin, 1995, pp. 295–354.
[13] M. Sarrafzadeh, D. Wagner, F. Wagner, K. Weihe, Wiring knock-knee layouts: a global approach, IEEE Trans.
Comput. 43 (1994) 581–589.
[14] I.G. Tollis, Wiring layouts in the tri-hexagonal grid, Internat. J. Comput. Math. 37 (1990) 161–171.
[15] I.G. Tollis, A new approach to wiring layouts, IEEE Trans. Computer-Aided Design of Integrated Circuits and
Systems 10 (11) (1991) 1392–1400.
[16] I.G. Tollis, Wiring in uniform grids and two-colorable maps, Integration, The VLSI Journal 12 (1991) 189–
210.
[17] D. Wagner, Optimal routing through dense channels, Internat. J. Comput. Geom. Appl. 3 (1993) 269–289.
